Guide to Computer Processor Architecture: A Risc-v Approach, With High-level Synthesis

Each implementation is shown as an HLS (High Level Synthesis) code in C++ which can really be synthesized and tested on an FPGA based development board (such a board can be freely obtained from the Xilinx University Program targeting the university professors).